Design And Optimization Of Superjunction Vertical Dmos Power Transistors Using Sentaurus Device Simulation