A low power CMOS design of an all digital phase locked loop