Architectural Techniques to Enhance DRAM Scaling