Design and analysis of supply-noise-insensitive all-digital phase-locked loops